


Remarks:

This preliminary amendment is being submitted in an effort to correct typographical errors in claim 41. No new matter has been added.

An early action on the merits of the application is solicited.

Please charge any fees that might be due with respect to Sections 1.16 and 1.17 to the Deposit Account of Lerner and Greenberg, P.A., No. 12-1099.

Respectfully submitted,


For Applicants
GLM:bh
v

Gregory L. Mayback
Reg. No. 40,719

November 26, 2001

Lerner and Greenberg, P.A.
P.O. Box 2480
Hollywood, Florida 33022-2480
Tel.: (954) 925-1100
Fax: (954) 925-1101

Version of Claims With Markings to Show Changes Made:

Claim 41 (amended). The apparatus according to claim 40,
wherein:

a signal bus is connected to said initial state registers,
said at least one transition register, and said final state
registers;

said at least one multiplexer includes:

a first multiplexer having:

a control input;

a first data input; and

a second data input;

a second multiplexer having:

a control input;

a first data input; and

a second data input;

a third multiplexer having:

a control input;

a first data input; and

a second data input;

said evaluation units include [at least one of]:

a trace-back register with a first data output, a first data input, and a second data output;

comparison units; and

maximum selection elements including a first maximum selection element with an output;

said selection register has an input connected to said signal bus and an output connected to said control input of said first multiplexer;

said first data input of said first multiplexer is connected to said first data output of said trace-back register;

said second data input of said first multiplexer is connected to said output of said first maximum selection element;

 said control input of said second multiplexer is connected to [a second] said first data [output] input of said trace-back register;

 said first data input of said second multiplexer is connected to said output of said second adder;

 said second data input of said second multiplexer is connected to said output of said third subtracter;

said comparison units include:

a first comparator; and

a second comparator with a second comparator output

 said control input of said third multiplexer is connected to [a third data] said second comparator output [of the trace-back register];

said first data input of said third multiplexer is connected
 to said output of said second subtracter; and

 said second data input of said third multiplexer is connected
 to said output of said third adder.